

# USB3-SDI01

## User's Manual



**Windows, Windows2000, Windows NT and Windows XP** are trademarks of **Microsoft**. We acknowledge that the trademarks or service names of all other organizations mentioned in this document as their own property.

Information furnished by DAQ system is believed to be accurate and reliable. However, no responsibility is assumed by DAQ system for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or copyrights of DAQ system.

The information in this document is subject to change without notice and no part of this document may be copied or reproduced without the prior written consent.

Copyrights © 2005 DAQ system, All rights reserved.

## -- 목 차 --

### 1. Introduction

### 2. USB3-SDI01 설명

#### 2.1 J1 커넥터

#### 2.2 J2 커넥터


#### 2.3 SW1 세팅 및 동작 설명

#### 2.4 SW2 세팅 및 동작 설명

#### 2.5 SW3 세팅 및 동작 설명

## 1. Introduction

USB3-SDI01은 USB3-DIO01의 Daughter 보드 형태로 HD-SDI(High Density Serial Digital Interface)의 VANC(Vertical Ancillary) Data를 송출하는 기능을 한다. 밑의 [그림 1]은 이 연결을 보여준다.



### Board Connection

[그림 1-1. 보드 연결도]


#### [USB3-SDI01의 주요 특징]

- USB3-DIO01 Daughter Board
- 1 Port HD-SDI 지원
- VANC(Vertical Ancillary) Simulator

## 2. USB3-SDI01 설명

USB3-SDI01은 VANC 데이터를 SDI 포트에 전송하여 USB3-DIO01에 정확히 VANC 데이터가 들어가고 있는지 검사할 수 있는 시뮬레이터 보드이다. USB3-DIO01과의 연동은 USB3-DIO01 매뉴얼을 참조하기 바랍니다.


USB3-SDI01 Board



[그림 2-1. USB3-SDI01 외형도]

### 2.1 J1 커넥터

아래의 그림은 보드의 외부 입출력 J1 커넥터의 핀 맵을 나타낸다. Red, Green, Blue 신호, 카메라 제어신호 CC (Camera Control)와 영상제어 신호(LVAL, FVAL, Clock)등의 신호선으로 사용된다. VANC 데이터 전송은 영상 신호선을 이용한다.



[그림 2-2. J1 커넥터 (Top View)]

[표 1. J1 커넥터 설명]

번호	명칭	설명	비 고
1	<b>+3.3V</b>	+3.3V Power	
2	<b>+5V</b>	+5V Power	
3	<b>DIO_0</b>	Digital Input/Output 0	Red Signal
4	<b>DIO_1</b>	Digital Input/Output 1	Red Signal
5	<b>DIO_2</b>	Digital Input/Output 2	Red Signal
6	<b>DIO_3</b>	Digital Input/Output 3	Red Signal
7	<b>DIO_4</b>	Digital Input/Output 4	Red Signal
8	<b>DIO_5</b>	Digital Input/Output 5	Red Signal
9	<b>DIO_6</b>	Digital Input/Output 6	Red Signal
10	<b>DIO_7</b>	Digital Input/Output 7	Red Signal
11	<b>DIO_8</b>	Digital Input/Output 8	Green Signal
12	<b>DIO_9</b>	Digital Input/Output 9	Green Signal
13	<b>DIO_10</b>	Digital Input/Output 10	Green Signal
14	<b>DIO_11</b>	Digital Input/Output 11	Green Signal
15	<b>DIO_12</b>	Digital Input/Output 12	Green Signal
16	<b>DIO_13</b>	Digital Input/Output 13	Green Signal
17	<b>DIO_14</b>	Digital Input/Output 14	Green Signal
18	<b>DIO_15</b>	Digital Input/Output 15	Green Signal
19	<b>GND</b>	Ground	
20	<b>GND</b>	Ground	
21	<b>DIO_16</b>	Digital Input/Output 16	Blue Signal
22	<b>DIO_17</b>	Digital Input/Output 17	Blue Signal
23	<b>DIO_18</b>	Digital Input/Output 18	Blue Signal
24	<b>DIO_19</b>	Digital Input/Output 19	Blue Signal
25	<b>DIO_20</b>	Digital Input/Output 20	Blue Signal
26	<b>DIO_21</b>	Digital Input/Output 21	Blue Signal
27	<b>DIO_22</b>	Digital Input/Output 22	Blue Signal
28	<b>DIO_23</b>	Digital Input/Output 23	Blue Signal
29	<b>DIO_24</b>	Digital Input/Output 24	CC0
30	<b>DIO_25</b>	Digital Input/Output 25	CC1
31	<b>DIO_26</b>	Digital Input/Output 26	CC2
32	<b>DIO_27</b>	Digital Input/Output 27	CC3
33	<b>DIO_28</b>	Digital Input/Output 28	LVAL
34	<b>DIO_29</b>	Digital Input/Output 29	FVAL

35	<b>DIO_30</b>	Digital Input/Output 30	DVAL
36	<b>DIO_31</b>	Digital Input/Output 31	PCLK
37	<b>DIO_32</b>	Digital Input/Output 32	To CA
38	<b>DIO_33</b>	Digital Input/Output 33	
39	<b>DIO_34</b>	Digital Input/Output 34	
40	<b>DIO_35</b>	Digital Input/Output 35	
41	<b>DIO_36</b>	Digital Input/Output 36	
42	<b>DIO_37</b>	Digital Input/Output 37	
43	<b>DIO_38</b>	Digital Input/Output 38	
44	<b>DIO_39</b>	Digital Input/Output 39	
45	<b>REV1</b>	Reserver 1	From CA (Input Only)
46	<b>U_SDA</b>	Serial Data	SDA
47	<b>REV0</b>	Reserved 0	
48	<b>U_SCL</b>	Serail Clock	SCL
49	<b>GND</b>	Ground	
50	<b>GND</b>	Ground	

## 2.2 J2 커넥터

BNC(Bayonet Neil-Concelman) 커넥터는 빠르게 접속/차단할 수 있는 RF 커넥터로 동축케이블에 사용되는 모형이다. 동축케이블 내부를 살펴보면 중심부의 신호선과 신호선을 둘러싸고 있는 절연체, 그리고 외부도체(섀드)를 볼 수 있습니다. 동축케이블에는 50옴 임피던스와 75옴 임피던스가 있는데, HD-SDI 를 포함한 영상신호들은 1Vp-p 미만의 미약한 신호로서 신호감쇄가 가장 적은 75옴 동축케이블을 사용합니다.



[그림 2-3. BNC Connector and Cable]

주) 자료 : (RG-59 75옴 동축케이블 전용 BNC커넥터, 카나레 BCP-C4F)

## 2.3 SW1 세팅 및 동작 설명



[그림 2-4. 스위치 SW1]

◆ **SDO\_EN/DIS** --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환

Serial Digital 출력 단계를 enable 또는 disable 에 사용한다.

When SDO\_EN/DIS is LOW, the serial digital output signals SDO and SDO are disabled and become high impedance.

When SDO\_EN/DIS is HIGH, the serial digital output signals SDO and SDO are enabled.

◆ **RATE\_SEL1..0** --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환

운영 데이터 속도를 구성하는 데 사용한다.

RATE_SELO	RATE_SEL1	Data Rate
0	0	1.485 or 1.485/1.00GB/s
0	1	2.97 or 2.97/1.00GB/s
1	0	270Mb/s


◆ **DETECT\_TRS** --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환

외부 HVF 또는 TRS extracting timing mode 선택에 사용된다.

When DETECT\_TRS is LOW, the device extracts all internal timing from the supplied H:V:F or CEA-861 timing signals, depending on the status of the TIM861 pin.

When DETECT\_TRS is HIGH, the device extracts all internal timing from the TRS signals embedded in supplied video stream.

## 2.4 SW2 세팅 및 동작 설명




[그림 2-5. 스위치 SW2]

- ◆ **TIM861** --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환  
 외부 CEA-861 timing mode에 선택에 사용.  
 DETECT\_TRS : 0, TIM861 : 0 → the device extracts all internal timing from the supplied H:V:F(Hsync:VSync:Frame) timing signals.  
 DETECT\_TRS : 0, TIM861 : 1 → the device extracts all internal timing from the supplied H:V:F(Hsync:VSync:DE) timing signals.  
 DETECT\_TRS : 1 → the device extracts all internal timing from TRS signals embedded in the supplied video stream.
  
- ◆ **ANC\_BLANK** --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환  
 When ANC\_BLANK is LOW, the Luma and Chroma input data is set to the appropriate blanking levels during the H and V blanking intervals.  
 When ANC\_BLANK is HIGH, the Luma and Chroma data pass through the device unaltered.  
 Only applicable in SMPTE mode.
  
- ◆ **20BIT/10BIT** --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환  
 입력 버스 폭을 선택하는 데 사용된다.
  
- ◆ **DVB\_ASI** --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환  
 DVB-ASI 데이터 전송을 enable/disable 하는데 사용된다.  
 DVB\_ASI : 1, SMPTE\_BYPASS : 0 → the device will carry out DVB-ASI word alignment, I/O processing and transmission.  
 DVB\_ASI : 0, SMPTE\_BYPASS : 0 → the device operates in data-through mode.



## 2.5 SW3 세팅 및 동작 설명



[그림 2-6. 스위치 SW3]

- ◆ **GRP2..1EN** --- Enables Audio Group 2..1 embedding. Set High to enable.
- ◆ **SMPTE** --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환  
 Encoding/decoding의 모든 형태와, Scrambling과 EDH insertion을 enable  
 또는 disable 시키는데 사용한다.  
 When set LOW, the device operates in data through mode.  
 (DVB\_ASI : 0, DVB\_ASI : 1) No SMPTE scrambling take place and none  
 of the I/O processing features of the device are available.  
 When set HIGH, it carries out SMPTE scrambling and I/O processing.
- ◆ **IOPROC\_EN** --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환  
 I/O processing features enable 또는 disable 시키는데 사용한다.  
 When IOPROC\_EN/DIS is High, I/O processing features are enabled,  
 When IOPROC\_EN/DIS is LOW, I/O processing features are disabled.  
 Only applicable in SMPTE mode.

[표 2. Register Setting]

Input Data Format	Pin/Register Bit Settings					DIN[9:0]	DIN[19:10]
	20BIT /10BIT	RATE _SEL0	RATE _SEL1	SMPTE _BYPASS	DVB_ASI		
20-bit demultiplexed 3G format	HIGH	LOW	HIGH	HIGH	LOW	Data Stream Two	Data Stream One
20-bit data Input 3G format	HIGH	LOW	HIGH	LOW	LOW	DATA	DATA
20-bit demultiplexed HD format	HIGH	LOW	LOW	HIGH	LOW	Chroma	Luma
20-bit data Input HD format	HIGH	LOW	LOW	LOW	LOW	DATA	DATA
20-bit demultiplexed SD format	HIGH	HIGH	X	HIGH	LOW	Chroma	Luma
20-bit data input SD format	HIGH	HIGH	X	LOW	LOW	DATA	DATA
10-bit multiplexed 3G DDR format	LOW	LOW	HIGH	HIGH	LOW	High Impedance	Data Stream One/Data Stream Two
10-bit multiplexed HD format	LOW	LOW	LOW	HIGH	LOW	High Impedance	Luma/Chroma
10-bit data input HD format	LOW	LOW	LOW	LOW	LOW	High Impedance	DATA
10-bit multiplexed SD format	LOW	HIGH	X	HIGH	LOW	High Impedance	Luma/Chroma
10-bit multiplexed SD format	LOW	HIGH	X	LOW	LOW	High Impedance	DATA
10-bit ASI input SD format	LOW	HIGH	X	LOW	HIGH	High Impedance	DVB-ASI data